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State-of-the-art large-scale neuromorphic systems require sophisticated spike event com-
munication between units of the neural network.We present a high-speed communication
infrastructure for a waferscale neuromorphic system, based on application-speciﬁc neu-
romorphic communication ICs in an ﬁeld programmable gate arrays (FPGA)-maintained
environment.The ICs implement conﬁgurable axonal delays, as required for certain types
of dynamic processing or for emulating spike-based learning among distant cortical areas.
Measurementsarepresentedwhichshowtheefﬁcacyofthesedelaysininﬂuencingbehav-
ior of neuromorphic benchmarks.The specialized, dedicated address-event-representation
communication in most current systems requires separate, low-bandwidth conﬁguration
channels. In contrast, the conﬁguration of the waferscale neuromorphic system is also
handled by the digital packet-based pulse channel, which transmits conﬁguration data at
the full bandwidth otherwise used for pulse transmission.The overall so-called pulse com-
munication subgroup (ICs and FPGA) delivers a factor 25–50 more event transmission rate
than other current neuromorphic communication infrastructures.
Keywords: serialAER inVLSI, packet-basedAER, conﬁguration overAER, conﬁgurable pulse delays
1. INTRODUCTION
The last years have seen a steady increase in the size of neuro-
morphic systems in order to handle progressively more advanced
computational tasks (Giulioni et al., 2008; Serrano-Gotarredona
et al., 2009; Schemmel et al., 2010). These large-scale hardware
systems for spiking neural networks require high-speed commu-
nication for transmitting spike events between the different units
of the neural network. Several communication/interface boards
based on commercial ﬁeld programmable gate arrays (FPGA)
have been developed in recent years, commonly employing the
address-event-representation (AER) protocol for pulse transmis-
sion (Berge and Häﬂiger, 2007; Fasnacht et al., 2008; Serrano-
Gotarredona et al., 2009). Those designs were predominantly
optimized for asynchronous operation and low latency, whereas
demands on integration density and bandwidth were relatively
relaxed. There are also some systems that employ application-
speciﬁc digital ICs (Mayr et al., 2006; Merolla et al., 2007) which
achieve a high throughput and integration density, but their con-
ﬁgurability is naturally limited to the amount predesigned into
the ICs.
However, there is currently no solution which combines inte-
gration density, high-speed, low latency, and conﬁgurability. A
combination of these characteristics is especially required when
moving to a large-scale hardware system, such as the waferscale
neuromorphic hardware depicted in Figure 1, which has been
developed in the FACETS project (Ehrlich et al.,2007) and is cur-
rently being completed in the follow-on project BrainScaleS. This
system employs waferscale integration technology to gain a high
connectiondensitytherebyimplementing40millionsynapsesand
up to 180k neurons. Furthermore, it is designed for operating at
a speed-up factor of 104 compared to biological real-time, which
increases simulation speed and integration density of the analog
neuron and synapse circuits at the same time (Schemmel et al.,
2010).
We have developed a communication infrastructure (Hart-
mann et al., 2010) for this waferscale neuromorphic system cen-
tered around a application-speciﬁc digital neuromorphic com-
munication IC, called digital network chip (DNC; Scholze et al.,
2011). The DNC–FPGA-assembly is called a pulse communi-
cation subgroup (PCS, see Figure 1). In contrast to conven-
tional parallel asynchronous AER interfaces, the FPGA–DNC-
wafercommunicationchainemploysasigniﬁcantlymoreversatile
source-synchronous high-speed serial packet communication of
time-stampedspikeevents.Suchapacket-basednetworkisadvan-
tageous for spike transmission, because it efﬁciently copes with
the large number of sources and targets of the waferscale neuro-
morphic system, exploiting the limited bandwidth of the single
transmission channels and offering ﬂexible conﬁguration of the
connectivity between the units. Transmission of digital data pack-
ets also enables the system to embed the complete conﬁguration
information for the neuromorphic wafer in the regular spike data
stream.Thisconstitutesasigniﬁcantadvantageoverothercurrent
systems, which usually employ separate conﬁguration interfaces.
The time-stamped nature of the pulse packets allows conﬁg-
urable delays, which play key roles in various kinds of neuro-
morphic computation (Meyer et al., 2008; Deco et al., 2009). We
use the synﬁre chain model of Kremkow et al. (2010) to show
that the delay settings which are possible in our PCS constitute
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FIGURE1|O v erview of one wafer module of the FACETS/BrainScaleS waferscale neuromorphic system (Schemmel et al., 2010).
an advantageous feature in an actual neuromorphic computation
experiment.
Section 2.1 gives an overview of the system and derives the
speciﬁcations for the DNC based on the overall waferscale neu-
romorphic system. The single building blocks of the PCS (i.e.,
the DNC, FPGA, and other board components) are detailed in
Section 2.2. Section 2.3 introduces the measurement setup used
for both the raw communication test and the neuromorphic veri-
ﬁcation. Measured results for both test cases and a comparison to
the state-of-the-art in pulse communication is given in Section 3.
2. MATERIALS AND METHODS
2.1. THE WAFERSCALE NEUROMORPHIC SYSTEM
2.1.1. Waferscale neuromorphic system overview
The FACETS/BrainScaleS waferscale neuromorphic system con-
sists of several wafer modules, depicted in Figure 1. The wafer
sits on a system PCB which provides the electrical linkages to the
outside. The system PCB in turn houses the PCSs, which pro-
vide the data and conﬁguration communication to the wafer. The
wafer modules have been designed for integrating a maximum of
neurons and synapses at sufﬁcient ﬂexibility for connectivity and
model parametrization. As a consequence of the speed-up factor,
theresultingpulsefrequenciescallfordedicated,high-speedpulse
communication. This is achieved by a two-layer approach: On the
wafer, individual synapse-and-neuron blocks, called high input
countanalogneuralnetworks(HICANNs;Ehrlichetal.,2007),are
connected by a high-density routing grid (Schemmel et al.,2010).
Thison-wafercommunicationiscomplementedbyapacket-based
off-wafernetwork,connectingthewafertothesurroundingsystem
andtootherwafers.Themainbuildingblocksof thispacket-based
off-wafernetworkaretheDNCs,whicharesituatedonthePCS.As
thepacket-basednetworkistheonlycommunicationlinkto/from
the wafer, it has to provide pulse stimulation and monitoring as
well as control and conﬁguration of all the circuits on the wafer
via the same links.
FIGURE 2 | Logical structure of the off-wafer packet-based network
and the on-wafer routing grid.
This packet-based off-wafer communication is hierarchically
organized as shown in Figure2. Eight of the HICANNs are placed
on one reticle on the wafer. Communication streams from eight
HICANNs are bundled in one DNC. In turn,four DNCs are situ-
atedonandcommunicatewithonecustom-designedFPGAboard
(Hartmann et al.,2010),forming the PCS. This tree-like structure
enables one FPGA to control 32 HICANNs on the wafer via 4
DNCs. Overall, a single wafer requires 12 PCSs (Schemmel et al.,
2010).
Theoff-waferpacket-basednetworkissomewhatsimilartothe
broadcast-mesh architecture of Merolla et al. (2007),with distrib-
uted PCSs each hooked up to a certain number of neuromorphic
chips, while also being connected to four other PCSs, forming
a packet routing network. However, by applying both DNC and
FPGA to event routing, in contrast to Merolla et al. (2007) our
architecture aims to achieve a combination of the traits of IC and
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FPGA, namely integration density, low latency and a wide range
of conﬁgurability.
2.1.2. Communication requirements
The architecture of the packet-based network was chosen for two
reasons:geometricalrestrictionsanddistributionofthehighover-
allbandwidth,whichisdiscussedinthefollowing.Sincetheanalog
neuron and synapse circuits on the wafer can not be suspended,
the spike event transmission can not be slowed down. Thus, the
spikesgeneratedinthesystemhavetobehandledintechnicalreal-
time, making the spike rates and delays the main constraints for
thesystemdesign.However,apriori calculationof eventratesisan
almost impossible task, because ﬁring rates are largely dependent
on the individual parametrization of the neurons in the network
(Brunel, 2000). To still extract an estimate, in the following, we
derive the number of spike sources (i.e., sending neurons) that
send from or to a single wafer and assume a reasonable mean
spike rate of 10Hz for each of them.
These numbers can be derived from the connectivity of the
neural network to be emulated on the hardware. Commonly, a
neuronhasoneaxonaloutput,butreceivesinputsfrommanyother
neuronsviaitssynapses.Inconsequence,theinputstotheneurons
on the wafer (i.e., the senders to the wafer) constitute the critical
case,becausetheyaremuchmorenumerousthantheneurons’out-
puts(i.e.,thesenderfromthewafer)andlargelydependentonthe
connection structure of the network. As each neuron has exactly
one output,the number of spike sources that send from the wafer
is equal to the number of neuron circuits on all the HICANNs.
Each HICANN hosts up to 512 neurons,whose outputs may have
tobetransmittedtootherlocationsintheoff-wafernetwork.Con-
sidering the speed-up factor of 104, a total of 51.2Mevent/s need
to be transmitted from a single HICANN. For a whole wafer with
352 HICANNs (Schemmel et al., 2010), this adds up to 18×105
spike sources with 18Gevent/s event rate.
For minimizing the total bandwidth requirements of the off-
wafer network, single spike events are transmitted only to one
HICANN per wafer and distributed locally on the wafer via the
on-wafer routing grid. In this case, the number of senders to
a single wafer is equal to the number of different external neu-
rons that form a connection to at least one neuron on the wafer.
Theconnectivityof thetargetneuralnetworkcruciallydetermines
this number. A worst-case scenario, i.e., a maximum of senders,
results from uniformly distributed connectivity, e.g., represented
byauniformrandomgraph(Brunel,2000;Newman,2003):Inthis
case, the probability of an external neuron to form a connection
with at least one of the neurons on the wafer would tend to 1. In
consequence, the number of senders to the wafer would increase
linearly with the number of neurons in the network (Partzsch and
Schüffny,2011).Thisgrowthisonlyboundedbythetotalamount
of synapses on the wafer,because each of them can be only driven
by one sending neuron. However, feeding each of the 40 million
synapses with a separate external spike source would require an
infeasible bandwidth.
A more biologically realistic network topology are locally con-
nected networks (Mehring et al., 2003), which furthermore result
in a bounded input count per wafer. A common assumption is a
uniform distribution of neurons in a two-dimensional space and
a Gaussian-shaped connection probability function:
p(d) = e
− d2
2σ2 , (1)
with d denoting the Euclidean distance between two neurons and
σ determining the extension of the Gaussian function. Because
the connection probability diminishes with increasing distance,it
is reasonable to assume that no connections exist outside a k·σ-
interval,with the constant k determining the completeness of this
assumption. Consequently, if the neurons on a wafer are located
in a quadratical area with side length a in the two-dimensional
space, all senders to the wafer are located in a boundary area A
with width kσ around,as illustrated in Figure3. In a multi-wafer-
system, wafers would implement adjacent quadratic regions of
neurons in the two-dimensional neuron ﬁeld of Figure3.A single
wafer would have external connections from other wafers insofar
asthattheboundaryareaof thiswaferencompassesneuronsfrom
the other wafers. The number of inputs T to the wafer can be
estimated as:
A = 4 · a · kσ + π(kσ)2 → T = ρ · A , (2)
with ρ denoting the neuron density. This value can be normal-
ized with the mean number of synapses S per neuron,determined
from p(d)b yS =2πσ2·ρ. Furthermore,we assume a fully utilized
wafer, using all its Swaf =4·107 available synapses. Accordingly,
we calculate the number of neurons Nwaf that are placed on the
wafer and the placement area from the number of synapses S per
neuron: Swaf =Nwaf·S =ρa2·S. This results in:
T = 4 · k ·

Swaf
2π
+ 1/2 · k2 · S (3)
Thus, the number of external senders, T, is only dependent
on the number of synapses per neuron S, as shown in Figure 4.
The graphs conﬁrm that if the number of synapses per neuron
is limited, as is the case for the wafer module: S ≤Smax =14336
(Schemmel et al., 2010), also the number of inputs to the wafer
is bounded. For the 5σ-interval (k =5), the estimate reaches up
FIGURE 3 |Approximation for the region of senders to a single wafer
for locally connected networks.
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FIGURE 4 | Number of external spike sources for a fully utilized wafer
with Gaussian (local) connectivity.
to 2.3×105 external inputs. However, this is an overestimate,
becausenotallneuronsintheboundaryregionactuallysendtothe
quadratical area. Thus, the same number as for upstream trans-
mission, 1.8·105, can be regarded as sufﬁcient. This also allows
for a symmetric design of the communication links.
Besidesthespikerateof aneuralconnection,its(axonal)trans-
mission delay is a crucial property that can signiﬁcantly inﬂuence
processing and adaptation behavior (Izhikevich et al., 2004). This
delay is commonly assumed to be constant and in the order of
several milliseconds (Hill and Tononi,2005).With the introduced
speed-up factor, this translates to some 100ns in the system time
domain, so that the latency of the communication links has to
be taken into account. Also, the packet routing network, while
effectively utilizing bandwidth and offering high ﬂexibility, intro-
duces variable, unpredictable delays due to packet prioritization
and buffering. To counter this, pulse event packets contain a 15-
bit timestamp denoting the arrival time at the target neuron on
the wafer. This allows to buffer and sort the pulses at the ﬁnal
network node (i.e., DNC) until a target delay is reached (Scholze
et al., 2010). This is in contrast to real-time neuromorphic hard-
ware systems, where transmission delays are neglected (Fasnacht
et al., 2008) or handled by a discretized system update (Jin et al.,
2008). At the same time, this offers the possibility of conﬁgur-
ing individual delays based on the timestamp. This complements
the on-wafer routing grid, where pulses are transmitted almost
instantaneously without any conﬁgurable delaying.
2.2. THE PULSE COMMUNICATION SUBGROUP
2.2.1. Digital network chip
As mentioned, the DNC provides communication between the
FPGA and up to eight HICANNs. The DNC delivers pulse events
originating in the host controller or the off-wafer communica-
tion network and coming via the FPGA as stimulus data for
the waferscale neuromorphic hardware. In the other direction,
it transmits pulse events from the HICANN as readout or for fur-
thertransmissionacrossthesystem.Asthenumberofconnections
between the HICANNs on the wafer and the outside is limited by
physical constraints, a minimal communication interface to the
connected DNC is required. Using low-voltage differential signal-
ing (LVDS) at double-data-rate (DDR; ANS, 2001), a raw data
bandwidth of 2Gbit/s is realized at a clock frequency of 1GHz
for each DNC–HICANN connection. The serial communication
issource-synchronous,i.e.,thephysicalconnectionconsistsof two
differential lines (one clock line and one data line) for each direc-
tionof aDNC–HICANNconnection.AllHICANNstogetherthus
produce data with a maximum bandwidth of 16Gbit/s per direc-
tion across the DNC. A matching 16Gbit/s data rate is provided
by the DNC–FPGA connection, with 16 LVDS data lines together
with 1 LVDS clock line running at a frequency of 500MHz.
The system overview of the DNC is depicted in Figure 5.E a c h
connection consists of the corresponding LVDS transceiver, the
serializer, and deserializer circuits, responsible for the parallel to
serial conversion and the link packet control that implements a
packet protocol for the different types of data with error detec-
tion and correction mechanisms. The content of the packets, i.e.,
the pulse events and the conﬁguration data, is handled in each of
theeightHICANNconnectionmodules.AnovelVLSIimplemen-
tation of an ordered heap (Scholze et al., 2010) compensates for
the variable-delay packet routing by reordering the pulse events
toward the HICANN based on their timestamps. These time-
stamps are generated in the HICANNs by reading out a system
time counter each time a pulse is sent to the DNC. Before for-
wardingthepulsetotheFPGA,theDNCaddsatargettransmission
delay to this timestamp, which can be conﬁgured individually for
each neuron address,allowing for individual axonal delays. Time-
stamps can be further modiﬁed in the FPGA, e.g., for realizing an
individual latency for each DNC target of an axon. In biological
terms,thiscorrespondstodifferingdelaysof axonalbranches.The
timestamp resolution is 4ns,determined by the internal 250MHz
operating frequency of the DNC and HICANN.
The conﬁguration packets are directly inserted into the data
stream with respect to communication trafﬁc. A PLL and on-
chip-biasing blocks supply the digital and analog environment
for the functional circuit blocks. Low-level test access is provided
by a JTAG interface. Further details about the design of the single
building blocks of the DNC can be found in Scholze et al. (2011).
2.2.2. Field programmable gate arrays
Figure 6 presents the FPGA design on the Virtex 5 FPGA on the
PCS.ItconsistsofthecommunicationinterfacestofourDNCsand
four other PCSs, the protocol stack to the host interface, memory
accessinterfacesandacentralpackethandlingunit(routinglogic).
The FPGA–FPGA links employ the Aurora protocol (Aurora,
2010), offering 10Gbit/s data rate on four parallel Multi-Gigabit
Transceiver lanes. Packet size on this link is 64bit, each contain-
ing two 28bit pulse events,i.e.,event rate per FPGA–FPGA link is
312Mevent/s. Packets sent via the FPGA–DNC link have a stan-
dard size of 128bit, containing either four 24bit pulse events or
conﬁguration data. This results in 500Mevent/s maximum event
rate. The link provides error detection and handling via a 9-bit
CRC contained in each packet. The DNC–HICANN links employ
the same 24bit packet format for pulse events. With the offered
raw data rate of 2Gbit/s, a maximum event rate of 45.5Mevent/s
is achieved, including overhead for CRC error handling. In sum,
all eight HICANN links from a single DNC offer 364Mevent/s,
matching with the 500-Mevent/s DNC–FPGA link (including
overhead).
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FIGURE 5 | Block diagram of DNC with its eight HICANN interfaces and the FPGA connection (Scholze et al., 2011).
Two external memories are connected to the FPGA: A
DDR2 SDRAM module with up to 4GByte capacity is used
for event storage and playback, providing high-speed stimuli
or pulse recording. The module allows a maximum through-
put of 742Mevent/s for read and 589Mevent/s for write. The
second memory is a 256 MByte on-board SDRAM used for
buffering of the UDP/IP host interface packets and rout-
ing tables for pulse event redirection. Memory throughput is
maximized by a native port interface (NPI), supporting burst
transfers.
ThehostcommunicationisrealizedbyareducedUDP/IPhard-
ware stack. In order to save FPGA resources, the physical layer is
located on a separate chip on the PCS, which also enables the
fall-back to 10/100Mbit/s Ethernet.
The routing logic connects the FPGA–FPGA interfaces, the
FPGA–DNC interfaces and the interfaces to the external mem-
ories.PulsescomingfromotherwafersorfromthefourDNCsare
dispatched depending on the entries in the routing tables, stored
in the routing memory. A ﬂag in each pulse packet decides if the
pulsesarestoredintracememory.Additionally,newpulsesarecre-
ated from entries in the playback memory. In terms of resources,
the maximum number of neurons to be routed to other FPGAs
(i.e., other wafers) would be 16384 (equivalent to 32HICANNs;
Schemmel et al.,2010),which at 10Hz and the speed-up factor of
104 would generate 1.64Gevents/s. Since the on-board SDRAM
offers about the same event rate for routing table lookup as men-
tioned above for the playback (742Mevent/s),about 45% of those
neurons could have their targets on other wafers, while the rest
would have to be routed on the same wafer via the high-density
routing grid (Schemmel et al., 2010). The PCS offers another
option to achieve full routing of all neurons to other wafers: the
routing table can be split between the on-board RAM and the
RAM directly contained in the FPGA, which doubles the access
rate for the routing lookup. This allows routing of almost every
neuron on the wafer to another wafer. If in a worst-case scenario
all neurons were to be routed to all four connected FPGAs/wafers,
the total memory required would be (30bit address)×(16384
sources)×(4 routing entries), equal to ca. 2Mbit. This is easily
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within the resources offered by the Virtex 5 FPGAs employed in
the PCS.
2.2.3. The integrated pulse communication subgroup
Figure 7 shows a test setup for 1 of the 12 PCSs required for a
wafer module (see Figure 1). The wafer module is designed to ﬁt
intoastandard19   rack.Thislimitsthedimensionsforeachof the
12 PCSs and the associated cooling system to 92mm×138mm,
necessitating that the four DNC boards coupled to one FPGA be
located under the FPGA board (as can be seen from the cutout in
Figure 7). To save board space, an external power board delivers
several power domains to the PCS which are further subdivided
on their route to the DNCs. The PCS contains two Gigabit Ether-
net hookups for connecting to host control,as well as fourAurora
10-GBit transceivers for inter-board (i.e., off-wafer) communica-
tion. To realize the electrical connectivity between the memories,
FIGURE 6 | Block diagram of the logical FPGA structure (Hartmann et al., 2010).
FIGURE 7 | Photograph of the PCS in its measurement setup. Compared to the PCS in Figure 1, the heat pipes and heat sink have been removed for better
visibility.
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Table 1 | Characteristics of the presented DNC, overall PCS, and comparable implementations.
Reference Interfaces: event rate, pulse event size, and type Sum of all
interfaces
Event error
detection
Conﬁg. over
AER
Topol.
remap.
Additional
functionality
Host/PC Inter-board Neuro. chip
DNC – 500Mevent/s,
24bit, LVDS
serial link
364Mevent/s,
24bit, LVDS
serial link
864Mevent/s Yes Yes No Event sorting,
conﬁgurable
delays
Overall PCS 62Mevents/s,
32bit, GBit
Ethernet
1.28Gevent/s,
28bit,
MultiGBit
transceiver
1.46Gevent/s,
24bit, LVDS
serial link
2.8Gevent/s Yes Yes Yes Large event
storage and
playback
Serrano-
Gotarredona
et al. (2009)
6Mevent/s,
16bit, USB2.0
25Mevent/s,
16bit, parallel
25Mevent/s,
16bit, parallel
56Mevent/s Partially ? Yes Video to/from
event transform
Berge and
Häﬂiger (2007)
Not
implemented
41.7Mevent/s,
20bit,
MultiGBit
transceiver
41.7Mevent/s,
16bit, parallel
83Mevent/s No Planned No Speed scaling
possible to ca.
200Mevent/s
Fasnacht et al.
(2008)
5Mevent/s,
64bit, USB2.0
78Mevent/s,
32bit, serial
ATA
30Mevent/s,
16bit, parallel
113Mevent/s Yes Partially Yes Asynchronous
ﬂow control
Merolla et al.
(2007)
Not
implemented
45Mevent/s,
custom serial
45Mevent/s,
custom serial
90Mevent/s No Partially Yes Trafﬁc
distribution by
broadcast-mesh
structure
Mayr et al.
(2006, 2007)
160Mevent/s
parallel
synchronous
Not
implemented
160Mevent/s,
parallel
synchronous
320Mevent/s No No Yes Event com-
pression, distrib-
uted routing
“Partially” in the sixth column means that error detection as part of standardized interfaces such as USB has been implemented, but no error detection exists for the
customized (e.g., serial) communication links.The entries for Serrano-Gotarredona et al. (2009) are derived from the USB–AER board.The overall throughput ﬁgure
for Merolla et al. (2007) represents the sum of trafﬁc of one implementedT-cell.
the different interfaces and the Virtex 5 FPGA, a 14 layer PCB
was designed in-house, with eight layers used for signal routing
and the remaining six layers for power supply and shielding. This
level of mechanical and electrical integration is signiﬁcantly more
advanced than commercial FPGA platforms.
2.3. MEASUREMENT SETUP
2.3.1. Communication measurement setup
The setup shown in Figure 7 can be directly used to measure
the characteristics of the network connection that is realized by
the DNC, i.e., the FPGA–DNC–HICANN connection. This is the
main network connection on a single wafer, cf. Figure 2. Because
a HICANN is not included in the setup, a loopback-connector
is used instead, externally connecting the output of a DNC–
HICANN link to its input. This connector emulates a connection
to a HICANN via the system PCB and back. As a consequence of
the setup, packets initiated in the FPGA traverse all network links
and processing units of the off-wafer network.
ThemeasurementsetupisoperatedfromthehostPC,allowing
to fully characterize the PCS infrastructure. This includes band-
width tests, where throughput (see Table 1) and packet loss are
directly measured. Furthermore, the connection delay of each
pulse packet is monitored, enabling an assessment of the DNC’s
sorting and buffering functionality.
To prevent any distortions of the measurements by the host
interface, pulse packets are transmitted to the FPGA’s internal
SDRAM before the measurement. Each packet is supplemented
by a release timestamp, deﬁning the time the pulse’s transmission
is started at the FPGA. During the measurement, the FPGA plays
back the pulse packets according to their release time. Simultane-
ously, it stores all incoming packets from DNCs in the SDRAM,
additionally registering their receive time. From the monitored
received packets and the sent packets, the measurement is ana-
lyzed in the host PC,calculating bandwidths,pulse loss,and pulse
delays, as shown in the following.
2.3.2. Pulse transmission test
For compatibility with common modeling approaches (Brunel,
2000),weusePoissonspiketrainsforstimulationduringthehard-
ware experiments. To avoid any pulse loss during the pulse release
in the FPGA, all pulses that have identical release timestamp to
the preceding packet are excluded. This is because only one event
packet per timestamp value (i.e., FPGA clock cycle) can be sent
to a single HICANN. In normal system operation,a prioritization
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logic resolves any packet congestion, delaying packets if neces-
sary. However, because we need to release all packets exactly at
their FPGA release time for correct delay measurement, we did
not include such a mechanism in the measurement setup.
For delay measurements, Poisson spike trains with a biological
rate of 10Hz each were generated for 64 addresses, each corre-
sponding to a separate neuron address on the same HICANN.
For evaluating the delays of individual spikes, the time differ-
ences between sent and received pulses are analyzed. Each neuron
addressisconﬁguredforadifferentnominaldelayvalue,expressed
as the difference between the FPGA release timestamp and the
timestamp contained in the pulse packet. Since the pulses are only
registered once they are received back in the FPGA, we subtract a
constant value of 200ns from the measured delays. This accounts
for the transmission time of the return connection (loopback-
DNC–FPGA),which is not included in the nominal delay realized
by the DNC.
For throughput measurements,128 independent Poisson spike
sources with identical sweep of the mean rate are used. Both the
low- and high-speed mode were employed for the test. The nom-
inal delay value for all spike sources was set to 400ns (i.e., 4ms
biological).
2.3.3. Neuromorphic benchmark test
Neuromorphic testing of the PCS beyond the communication
benchmarks mentioned above is complicated by the fact that the
remainingcomponentsofthewaferscaleneuromorphicsystemare
currently in various stages of development, i.e., there is no fully
operational waferscale setup which could be used to characterize
the PCS. The accelerated nature of the system also precludes a
test via a direct software/hardware coupling, i.e., a neuromorphic
benchmark running in software which could employ the PCS for
pulse transmission. The software simulation would simply not be
fast enough to successfully interact with the hardware. However,
Kremkow et al. (2010) have published a model of effective feed-
forward inhibition in an extended synﬁre chain (see Figure 8),
which can be used to characterize the neuromorphic applicability
of the PCS. Since the single populations of regular spiking (RS)
FIGURE 8 | Model of a synﬁre chain with feedforward inhibition
employing a controllable delay, ﬁgure adapted from Kremkow et al.
(2010).
and fast spiking (FS) neurons in Figure 8 are only connected by
feedforward couplings, it is possible to simulate the populations
ofﬂine in NEST (Gewaltig and Diesmann,2007) in our test setup.
The spikes emitted by an RS population are then transferred in
softwaretothesubsequentRSandFSpopulations,whilethespikes
of the inhibitory FS–RS coupling are transferred in hardware via
thepacket-basednetworkof thePCS.AsinKremkowetal.(2010),
we have set the delay of the RS population spikes for all tests to a
ﬁxed 20ms, which could, however, also be set to zero as it affects
the subsequent RS and FS populations at the same time and thus
has no effect on the feedforward propagation.
Accordingly, the software transfer of spikes would in this con-
text be similar to the delay-less high-density routing grid on
the wafer (i.e., as if the feedforward chain would be realized in
neurons/synapses on the same wafer). At the same time, the con-
ﬁgurable delay of the packet-based network can be employed to
control the propagation selectivity of the feedforward network
(Kremkow et al.,2010). For this test,the topology of the network,
coupling strength, neuron types, and the propagation analysis are
identical to Kremkow et al. (2010). Speciﬁcally, the sizes of the
RS and FS populations are NRS =100 and NFS =25, respectively.
As the parameters of the temporally ﬂuctuating background noise
currentarenotdeﬁnedinthereference,wehaveexchangeditwith
aconstantcurrentof29nAforeachneuron,whichagreeswellwith
the simulation results of Kremkow et al. (2010). For the DNC,the
2-Gbit/s high-speed mode is employed.
For ﬁtting the separatrix between the transmission and sup-
pressionstates(cf.Figure13),weusedthefunctiony = c1+c2·xc3
according to Kremkow et al. (2010). Therefore, we performed a
bisectioningsearchforﬁndingtheexponentc3 withtheminimum
ﬁtting error, explicitly calculating c2 from the minimum error
condition. For ensuring reasonable ﬁtting solutions, i.e., monot-
onically increasing functions, we set c1 =0.8 in accordance with
Kremkow et al. (2010).
3. RESULTS
3.1. COMMUNICATION MEASUREMENT
Figure 9A shows a typical spike sequence for stimulation and the
timesof receivedspikesduringtheexperiment.DuetothePoisson
statistics,spike trains are not regular in time,but include intervals
with an increased spike rate that have to be handled by the buffer-
ingunitsintheDNC.Theconnectiondelayshavebeenconﬁgured
to increase with the neuron address, as can be seen in the plot.
Due to mixing of pulses with differing nominal delays at the
FPGA, release times of pulses at the DNC are unsorted. Thus,
without sorting and buffering, delay jitter would be high and
unspeciﬁc. In contrast,with these functions included in the DNC,
pulses arrive approximately at their nominal delay, as Figure 9B
shows. Almost all delay values deviate less than 1.5ms in biolog-
ical time (150ns technical time), cf. Figure 9C. The delay jitter is
mainly caused by the sorting resolution of the DNC: The lower
5bit of the timestamp are not used in time comparisons to allow
for faster execution. Thus, the time resolution is 32 clock cycles,
correspondingto1.28msinbiologicaltime.Aﬁnalbufferingstage
with full resolution (4ns technical time, 0.04ms biological time)
has been included in the HICANN,which,however,is not part of
the setup. Nevertheless, the achieved delay jitter is in the order of
Frontiers in Neuroscience | Neuromorphic Engineering October 2011 | Volume 5 | Article 117 | 8Scholze et al. 2.8Gevent/s packet-based AER
FIGURE 9 | Delay measurement of the FPGA–DNC–HICANN
connection. (A) sent/received spikes (B) measured delays (C) delay jitter.
the resolution limit for biological neurons (Bohte, 2004), so that
already the sorting/buffering functionality of the DNC provides
biologically realistic constant-delay connections.
The minimum transmission delay of the FPGA–DNC–
HICANN connection is 310ns (3.1ms biological time), visible
in the lower left part of Figure 9B. This is caused by the inherent
delays of the LVDS transmission and the packet handling in the
DNC and cannot be further reduced. This delay is in the order of
short-range connections in biologically realistic models of neural
networks(HillandTononi,2005).Forlong-rangeconnections,the
remainingconnectionlinks(HICANN–DNC–FPGA–FPGA)have
to be taken into account. These introduce approximately 500ns
(5ms biological time) additional delay, thus biologically realistic
valuesof≥8msforlong-rangeconnectionscanbeconﬁgured.The
upperboundfortheconﬁgurabledelaysinherentinthetimestamp
is214 ×4ns=65.5μs(655msbiologicaltime),whichisthepoint
at which the timestamps can not be uniquely resolved anymore
in the DNC. However, timestamps can be extended beyond 15bit
in the FPGA, effectively making arbitrarily long delays possible.
In this case, a pre-buffering in the FPGA evaluates the additional
timestamp bits and accordingly releases the event to the DNC in
its original 15bit format.
Figures 10A,B show the rate of received pulses and the pulse
loss with respect to the stimulation rate. The received spike rate
(throughput) saturates at approximately 90% of the maximum
availablerate(45.5Mevent/s).Thus,evenforratherirregularPois-
sonﬁringpatterns,almostthefullbandwidthcanbeutilized.This
utilizationstaysconstantalsoforhigherstimulationrates,proving
thatthesorting/bufferingunitintheDNCcanhandleoverﬂowsof
arriving packets without degrading performance. This is despite
the fact that insertion and removal time of packets increases with
the buffer ﬁlling level (Scholze et al., 2010). The pulse loss natu-
rallyincreaseswiththesaturationofthethroughput,asFigure10B
depicts. A small fraction of pulses is dropped also below satura-
tion rate. This is due to bursts occurring in the spike trains. If
too many spikes had to be delivered to the HICANN in a short
time interval, some of them would have to be delayed in the
DNC. However, this could result in some of the pulses arriving
signiﬁcantly later than given by their conﬁgured delay. This in
turn could signiﬁcantly affect network behavior, especially with
spike-based learning (Izhikevich et al.,2004;Wenisch et al.,2005).
Therefore,thesepulsesarediscarded,sothatnolearningoccurson
the HICANN instead of learning in a wrong direction (Schemmel
et al.,2006).
3.2. BENCHMARK NETWORK MEASUREMENT
For evaluating the applicability of the DNC to biologically real-
istic network experiments, we chose the synﬁre chain network
by Kremkow et al. (2010). The details of the setup are described
in Section 2.3.3 and shown in Figure 8: The spikes from the
inhibitory neurons (FS) to the excitatory population (RS) are
transmitted via the communication subgroup. These are the most
performance-critical connections in the network, because their
delay and reliability determines the selectivity of the whole synﬁre
chain to the temporal spread of the stimulus.
Figure11 shows an example of the synﬁre chain behavior with
hardware transmission. The spikes in the chain become synchro-
nized because the excitatory neurons are driven by similar inputs.
Neuronsintheinhibitorypopulation(FS)spikeearlierthanthose
in the excitatory population (RS) due to their higher weights
(Kremkow et al., 2010). If this time difference is smaller than the
delay of the FS-to-RS connections, the arriving spikes suppress
the activity in the RS population before its neurons can reach the
spiking threshold. In contrast,Figure11 shows an example with a
relatively long delay of FS-to-RS connections. In this case, the RS
population can emit one spike wave before being inhibited,which
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FIGURE 10 | Bandwidth measurement of a single FPGA–DNC–HICANN
connection. (A) received spike rate (B) spike loss.
isthentransmittedreliablythroughthechain(compareKremkow
et al.,2010).
Figure 11 also shows the inﬂuence of the hardware transmis-
sion: When pulses occur at the same time, some are discarded
because of the serial transmission (cf. FS2trans compared to FS2).
For further investigation of these transmission properties, we
testedspikevolleysasusedinthesynﬁrechainwithdifferentnum-
ber of spikes and temporal spread, analyzing the received spike
train in terms of count and temporal spread. Results of these
experiments are shown in Figure 12. For most cases, no pulse
loss or deviation in temporal spread occurred, meaning that the
PCS’s bandwidth and buffering/delaying capabilities were sufﬁ-
cient. Only for a high spike count together with a low temporal
spread, signiﬁcant pulse loss and increased temporal spread are
encountered. This constitutes the expected critical case,for which
many spikes need to be transmitted in a short time over the ser-
ial LVDS channel. However, this regime is biologically unrealistic,
because it does conﬂict with the refractoriness of biological neu-
rons, which restricts their minimum inter-spike interval to a few
milliseconds.Asaresultofthepulseloss,itcanbeexpectedthatthe
synﬁre chain with pulse transmission via the PCS is less selective
because of the reduced inhibitory effect.
FIGURE 11 |A sample pulse pattern of the synﬁre chain, with pulses of
the inhibitory FS populations transmitted via the PCS. Upper plot:
pulses sorted by population, from the bottom: initial stimulus, resultant
activity of the ﬁrst inhibitory FS population before (FS1) and after (FS1trans)
transmission, activity of the ﬁrst excitatory RS population (RS1), and the
corresponding patterns for the second group of populations (compare
Figure 8). Lower plot: given spike density and resulting histogram of the
stimulus in the upper plot. Parameters are a =4, σ=20ms, FS-to-RS
(hardware) delay 10ms.
For characterizing the overall behavior of the synﬁre chain
for different FS-to-RS delays, we performed the same state space
sweepsasinKremkowetal.(2010).Inthesesimulations,thepulse
count and the temporal spread of the stimulating spike volley are
variedsimilartoFigure12andtheprincipalnetworkstate(activity
suppression or transmission to the last population) is monitored.
Figures 13A,B show the state space diagrams with 4ms FS-to-RS
delay for ideal and hardware transmission, respectively. For small
temporalspreadsandhighspikecounts,morespikewavesareper-
sistent in the hardware transmission case compared to the ideal
simulations.Thisiscausedbythepulselossof thehardwaretrans-
mission (cf. Figure12A) and the resulting reduction of inhibitory
effectiveness. However, these deviations do only slightly affect the
state boundary between transmission and activity suppression,
which is summarized according to Kremkow et al. (2010) in the
locationoftheseparatrixcurve,whichdenotestheﬁttedboundary.
Experimentswith10msFS-to-RSdelayresultinthesameprin-
ciple behavior, as depicted in Figures 13C,D: For low temporal
spread,morespikewavesaretransmittedwhenusingthehardware,
butthisdoesnotaffecttheboundaryof thetransmissionregionin
the state space. In the 10-ms case,a special effect in the state space
diagram occurs: At an intermediate number of spikes, the trans-
mission state extends to relatively big temporal spreads,for which
the network is suppressive at higher spike count. This is caused by
the amplitude of the inhibitory activity:At high temporal spreads,
the RS population encounters inhibition always before its own
ﬁrst spiking activity. However, for intermediate spike counts, the
inhibitory effect is not strong enough to suppress the ﬁrst RS
spike wave. In contrast, if the number of spikes in the stimulus
is increased, the inhibitory activity gets strong enough to impede
any spiking in the RS population. This effect is not reﬂected in the
separatrix curve as formulated in Kremkow et al. (2010), because
this constitutes only a mean, monotonically increasing boundary.
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FIGURE 12 |Transmission of spike volleys by the PCS. Pulse packets for
10 spike sources with varying number of spikes per neuron a and temporal
spread σ were transmitted via the PCS, conﬁgured with an 8-ms delay, and
the received spike train characterized: (A) fraction of actually transmitted
pulses, (B) temporal spread ratio of received and sent pulse packets.
Figures 13E,F summarize the state space separatrices for a
sequence of FS-to-RS delays. These conﬁrm the good reproduc-
tion of the ideal simulated case by the simulations with hardware
transmission. Only for 3ms, the hardware case is not as selective
as the ideal simulation. This result seems to conﬂict with the delay
measurement (cf.Figure9),where pulses with 3ms or above were
reliably transmitted. The difference between both cases is that the
delay test was performed at a relatively low rate,whereas the spike
trains in the synﬁre chain experiments constitute short, high-rate
bursts.Inthehardware,thetemporalwindowforbufferingdimin-
ishes when approaching the minimum transmission delay, which
is approximately 3ms. In consequence, simultaneously arriving
pulses can not be delayed to transmit them serially, but some of
them have to be discarded (cf. Figure 12). This results in a signif-
icantly increased pulse loss, which reduces the inhibitory activity
also for parameters near the boundary in the state space, making
the hardware synﬁre chain less selective.
3.3. OVERALL CHARACTERISTICS
Table 1 gives a comparison with other AER system solutions.
Apart from the systems described in Merolla et al. (2007) and
Mayr et al. (2006), all of them are based only on FPGAs for
implementing their communication protocols and neuromorphic
functionality, no ASIC design was carried out. Their interfaces
areeitherparallelasynchronousAER(Serrano-Gotarredonaetal.,
2009) or a variety of adapted commercial standards. In terms of
speed, the systems of Berge and Häﬂiger (2007) and Fasnacht
et al. (2008) come closest to our implementation, but are still
(even for the planned speed-up of Berge and Häﬂiger, 2007)
a factor of 4 smaller for the DNC on its own, or if the over-
all PCS is compared, a factor of 25. In terms of architecture,
most FPGA boards are intended as a central hub/controller for
all connected neuromorphic chips, in contrast to the multiple
PCS instances required for a wafer. In this respect, our PCS
is closer to the broadcast-mesh architecture of M e r o l l ae ta l .
(2007).
Regarding the single interface throughput ﬁgures in Table 1,a
typicalapplicationscenarioofthewaferscaleneuromorphicwould
bethefollowing:Anetworkmodelisrealizedacrossseveralwafers,
e.g.,amacrocolumnofV1,withasimulatedretinafeedingintothe
wafers via the host/PC connection. The inter-board links would
provide the long distance connection in the model, i.e., the parts
of themacrocolumnrealizedondifferentwafers.Thesetwotrafﬁc
streams are merged in the FPGA and transmitted via the DNCs to
the wafer,so that naturally the bandwidth down to the wafer (link
to the neuromorphic chip) has to be at least equal to the sum of
the inter-wafer and host/PC interface.
The bandwidth per single HICANN translates into
45.5Mevents/s (see Table 1, the entry for PCS down to neuro-
morphic chip divided by 32 HICANNs), which contrasts with
the 51.2-Mevents/s requirement derived in Section 2.1.2. How-
ever, the estimate of Section 2.1.2 is a worst-case estimate for a
fully utilized wafer and for every neuron having a connection
to the outside, i.e., there are no neurons just connected intra-
wafer. Thus,the achieved bandwidth should be sufﬁcient for most
experiments.
4. DISCUSSION
A highly integrated neuromorphic pulse communication board
(PCS) containing an application-speciﬁc packet-based AER com-
munication ASIC (the DNC) has been presented. The packet-
based network provides pulse stimulation and monitoring as
well as control and conﬁguration of all the circuits on the wafer
via the same links. Compared to other recent solutions, the full
bandwidth of high-speed serial communications covers the entire
chain from PC via FPGA, DNCs down to the neuromorphic
chips (HICANNs),avoiding a parallel AER bottleneck (Berge and
Häﬂiger,2007;Fasnachtetal.,2008).Also,thefullAERbandwidth
is available for conﬁguration of the wafer. This feature is crucial
sincetheDNCandFPGAconstitutethesoleinterfacebetweenthe
waferandtheoutside.AsTable 1 shows,aspeedincreasewellover
an order of magnitude compared to the state of the art has been
achieved.Intermsoftransmissionintegrity,comparedtoourPCS,
all the solutions in Table 1 offer only partial or no error detection
for the pulse events.
In terms of a neuromorphic application of the PCS, Figure 10
shows that the theoretical pulse communication bandwidths of
Table 1 are achievable for the PCS for biologically plausible Pois-
son spike trains. Figure 12 extends this analysis, showing that
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FIGURE 13 | State space diagrams for the synﬁre chain. (A–D)
Number of spikes per neuron in the last excitatory population of the
synﬁre chain with respect to the parameters of the initial stimulation
for ideal (A,C) and hardware (B,D) transmission and delays 4ms (A,B)
and 10ms (C,D).The solid lines indicate the ﬁtted separatrix between
successful transmission of the spike volley to the end of the chain
and diminishing activity. (E,F) Separatrices for different delay settings
with ideal (E) and hardware (F) transmission.
the overall PCS characteristics (i.e., buffer sizes, throughput, etc.)
are compatible with a wide range of generic neuromorphic spike
trafﬁc. The conﬁgurable pulse delays offered by the DNC time-
stamp sorting (see Figure 9) are in the range and precision of
biological axonal/dendritic delays (Bohte, 2004; Hill and Tononi,
2005). The delay-selective signal propagation in the synﬁre chain
model of Kremkow et al. (2010) has been employed to show
that delay-based neural computation is feasible in the waferscale
neuromorphic system using the packet-based AER functionality
(compare Figures 13E,F). In an extension of the “separatrix”-
analysisof Kremkowetal.(2010),signalpropagationinthesynﬁre
chain has also been shown for cases where the initial stimulus
exhibits a relatively big temporal spread at an intermediate num-
ber of spikes (see Figure 13C). This particular effect is present
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in both the ideal benchmark and the hardware implementation
(compare Figures 13C,D) and can be easily explained in terms
of fundamental network behavior. However,it is partially masked
by the “separatrix”-analysis, with the separatrix curve implying
that there is no pulse transmission for these parameter ranges
(compare separatrix curve and actual transmission characteristic
in Figure 13C).
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